SOC FLOW DIAGRAM

EDA Tools used at Various stages of SoC Design Flow

NOTE & REQUEST: We request VLSICore members to send EDA tools irrespective of the EDA Vendor that you work or known.

SoC Flow


- Specification
- Layout & Library Development
==================================

* CosmosLE/SE [Synopsys]
* Virtuoso [Cadence]
* ICstation [Mentor Graphics]
* L-Edit [Tanner]
* MicroWind [MicroWind]
* LASI [University of Berkeley]
* Magic []
* Electric []


- Library Characterization
==================================
* Star-MTB [Synopsys]
* NanoChar [Synopsys]
* NLG
* FRONTEND Flow


- RTL Coding
==================================
* vi/emacs Editor [unix]
* Cadence Composer [Cadence]


- Scan Insertion
==================================
* DFT Compiler [Synopsys]
* DFT Advisor [Mentor Graphics]


- Formal Verification
==================================
* VCS [Synopsys]
* Formality [Synopsys]
* Conformal LEC [Cadence]
* Verplex [Verplex]
* FormalPro [Mentor Graphics]


- Simulation
==================================
* VCS - Vera [Synopsys]
* NC-Verilog / Verilog XL [Cadence]
* finsim [Fintronics]
* Event Simulation - MTI VHDL Model Sim [Mentor]
* Event Simulation - VSS {VHDL} [Synopsys]
* Event Simulation - Verilog - Verilog XL [Cadence]
* Event Simulation - Verilog - MTI Model Sim Plus [Mentor]
* Event Simulation - Verilog - VCS [Synopsys]
* Veriloger []


- Synthesis
==================================
* RTL Compiler [Cadence]
* Design Compiler [Synopsys]
* DC Expert for ASIC [Synopsys]
* Blast RTL [Magma]
* Exempler for FPGA
* Leornado Spectrum [Mentor]


- FPGA Synthesis
==================================
* Quartus []
* Xilinx [Xilinx]
* DC-FPGA [Synopsys]
* Precision Synthesis [Mentor Graphics]


- ATPG and Tests
==================================
* Tetra Max [Synopsys]
* DFT Compiler [Synopsys]
* SynTest
* Test Compiler [Synopsys]
* Testbench [IBM]
* Vera / NTB [Synopsys]
* Fast Scan [Mentor Graphics]


- Logic BIST
==================================
* LBIST Architect [Mentor Graphics]


- Memory BIST
==================================
* MBIST Architect [Mentor Graphics]


- Boundary Scan Insertion
==================================
* BSD Architect [Mentor Graphics]


- STA - Timing Analysis
==================================
* PrimeTime [Synopsys]
* Showtime [Sequence]
* Design Time [Synopsys]
* CoolTime [Sequence]
* Pearl [Cadence]

- Transistor Level Analysis & Verification
==================================
* PathMill [Synopsys]
* BACKEND Flow

- Hierarchical Design Planning
==================================
* JupiterXT [Synopsys]
* PKS [Cadence]
* First Encounter (FE) [Cadence]
* BlastPlan [Magma]

- Place & Route
==================================
* Apollo/Astro [Synopsys]
* IC Compiler [Synopsys]
* Physical Compiler [Synopsys]
* Gate/Silicon Ensemble [Cadence]
* Nano Encounter [Cadence]
* SoC Encounter [Cadence]
* Blast Fusion [Magma]
* Montery Dolphin
* AutoCells [Mentor Graphics]


- Clock Tree Synthesis (CTS)
==================================
* CTGen [Cadence]
* Clock Tree Compiler (CTC) [Synopsys]
* Astro/Apollo/ ICC [Synopsys]


- Physical Verification [DRC/LVS/ERC/ OPC]
==================================
* Calibre [Mentor]
* Hercules [Synopsys]
* Assura [Cadence]
* Dracula [Cadence]
* Vampire [Cadence]
* Diva [Cadence]
* Mojave [Mojave]


- Parasitics/RC Extraction
==================================
* Star-RCXT [Synopsys]
* Arcadia [Synopsys]
* Columbus Turbo [Sequence : RC Extraction]
* Columbus Gold [Sequence : RLC Extraction]
* Fire&Ice [earlier called as Simplex]
* CalibreRC [Mentor]
*

- Power Analysis
- RTL/Gate Power Analysis
==================================
* PowerTheater Analyst [Sequence : predicts rtl and netlist power] * earlier known as Sente Wattwatcher
* Power Compiler [Synopsys]
* PrimePower [Synopsys]
* AstroRail - Static [Synopsys]
* PrimeRail - Dynamic & Static [Synopsys]
* Power Compiler [Synopsys]

- Signal Integrity / Crosstalk
==================================
* PrimeTime SI [Synopsys]
* AstroXtalk [Synopsys]
* CeltIC [Cadence]
* Physical Studio [Sequence]

- Glitch Analysis
==================================
* Physical Studio [Sequence]
* PTSI/PrimePower [Synopsys]


- Electro Migration (EM Analysis)
==================================
* Prime-Rail [Synopsys]
* AstroXtalk (EM) [Synopsys]


- Analog/Mixed Signal Simulation [Tr. Level]
==================================
* HSPICE [Synopsys]
* Nanosim [Synopsys]
* HSIM [Synopsys]
* Spectre [Cadence]
* X-Eldo [Mentor]
* Win-SPICE [Free Tool]
* Columbus RF [Sequence : RLC Extraction - Analog]
* B2SPICE [Beige Bag]


- Pattern Conversion to Hardware Test
==================================
* TSSI Advantest Wavebridge
* TDS6000 [IBM]

- IC Packaging
==================================
* Foundry Flow


- OPC/FAB Process
==================================
* Tauras [Synopsys]
* CATS [Synopsys]
* Calibre OPC / RET / MDP [Mentor Graphics]

- Mask Verification
- Tape-Out (Post Silicon]
==================================